Close Search
mask-group

Certification Course on VLSI Circuit Design using Industry Standard EDA tools

Course Duration

40 Hrs

Eligibility Criteria

ECE, EEE,CSE Branches

Overview

The VLSI group of the School of ECE is conducting a certification course on “VLSI Circuit Design.” Experts from the School of ECE and industry will deliver lecturers with hands-on sessions. The total contact hours of the course will be 40 hours. The course focuses more on practical sessions (25 hrs) with the required theory sessions (15 Hrs) followed by the assessment. After successful completion of the course, the candidates will be awarded the certificate.

Course Outcomes

  • Understand the advanced concepts of digital design and the basics of processor design
  • Provide an overview of the fundamental principles of VLSI, ASIC / FPGA design.
  • Analyse the characteristics of CMOS circuit construction.
  • Design and analyse amplifier circuits.
  • Design the integrated circuits using CAD tools such as CADENCE, Xilinx ISE.
  • Implement the basic building blocks of large-scale digital integrated circuits.

Contents

Verilog HDL and FPGA Design Flow

Data types, Modeling concepts, Datapath and Control path design, Task and Functions, timing analysis, basics of synthesis and simulations, Verification and developing the test benches. Design of digital blocks targeting the FPGA devices and performing the power, area and delay analysis. All the concepts will be implemented by using industry-standard tools –Xilinx ISE, Model Sim and CADENCE.

CMOS VLSI Design and Layout

Digital VLSI Design : CMOS Process, VLSI Design Principles, Stick diagram & Layout Design, Analog VLSI-Concepts and Design: Study of CMOS circuits and their electrical, voltage & timing characteristics, Design of Analog modules- OPAMP Design. All the concepts will be implemented by using industry-standard tools - SPICE and CADENCE.

Textbooks & Supporting Literature

  • Stuart Sutherland, RTL Modeling with SystemVerilog for Simulation and Synthesis Using SystemVerilog for ASIC and FPGA Design, 2017.
  • Richard S. Sandige, Modern Digital Design , MGH, International Editions
  • T.R. Padmanabhan, B. Bala Tripura Sundari , Design through Verilog HDL”, Wiley
  • Pong P Chu, “FPGA Prototyping by Verilog Examples”, Wiley, 2006.

Reference Book

  • Frank D. Petruzella, Programmable Logic Controller, 3rd edition, Tata Mc-Graw Hill, 2010.
  • M.Chidambaram, Computer Control of Process, Narosa 2003.

Industry Collaboration

NXP, SPARKMINDA

Fee
  • Registration Fee₹ 5000/-
close

Notifications

banner-icon